

CLAIMS

WHAT IS CLAIMED IS:

Sub A

- 1 1. A line interface for coupling to a first transport medium, the line interface
2 comprising:
3 an integrated circuit comprising a programmable resistor; and
4 an external resistor coupled in parallel with the programmable resistor to provide
5 a first effective impedance to substantially match an impedance of the first transport
6 medium.
- 1 2. The line interface of claim 1, wherein the programmable resistor and the
2 external resistor are coupled to provide a second effective impedance to substantially
3 match an impedance of a second transport medium, wherein the impedance of the first
4 transport medium is different from the impedance of the second transport medium.
- 1 3. The line interface of claim 2, wherein the impedance of the second transport
2 medium substantially matches 75 ohms, 100 ohms or 110 ohms.
- 1 4. The line interface of claim 2, wherein the first transport medium is a T1 line
2 and the second transport medium is a J1 line.
- 1 5. The line interface of claim 2, wherein the first transport medium is a T1 line
2 and the second transport medium is a E1 line.

1 6. The line interface of claim 1, wherein the programmable resistor and external
2 resistor are coupled to provide a second impedance to substantially match an impedance
3 of a second transport medium responsive to a write to a register of the integrated circuit.

1 7. The line interface of claim 1, wherein the impedance of the first transport
2 medium substantially matches 75 ohms, 100 ohms or 110 ohms.

1 8. The line interface of claim 1, wherein the programmable resistor can be
2 disabled, and wherein the external resistor substantially matches 120 ohms.

1 9. The line interface of claim 1, wherein the integrated circuit comprises a
2 second programmable resistor to couple to a secondary transport medium.

1 10. The line interface of claim 9, wherein the first transport medium has a first
2 impedance and the secondary transport medium has a second impedance, and wherein the
3 first impedance is different from the second impedance.

1 11. An integrated circuit comprising:
2 a receiver to receive a signal from a transport medium, the receiver having a ring
3 input and a tip input; and
4 a programmable resistor to provide a resistance between the ring input and the tip
5 input, the resistance being electronically programmable.

1 12. The integrated circuit of claim 11 further comprising:
2 a register coupled to the programmable resistor, wherein the resistance is
3 electronically programmed by writing to the register.

1 13. The integrated circuit of claim 12, wherein the programmable resistor is
2 comprised of a plurality of parallel resistors, and wherein a portion of the plurality of
3 parallel resistors is enabled via a value written to the register.

1 14. The integrated circuit of claim 12, wherein the programmable resistor is
2 comprised of a plurality of resistors and transmission gates coupled to the plurality of
3 resistors, and wherein the transmission gates are controlled by writing to the register.

1 15. A method of tuning a resistance of an integrated circuit (IC) comprising:
2 determining the resistance of the IC corresponding to a first configuration of
3 parallel resistors, wherein a portion of the parallel resistors are enabled;
4 modifying the resistance of the IC by creating a second configuration of parallel
5 resistors, wherein a different portion of the parallel resistors are enabled.

1 16. The method of claim 15 wherein the modifying the resistance is performed by
2 writing to a register on the IC.

1 17. The method of claim 15 further comprising:
2 permanently disabling a subsequent modification of the second configuration of
3 parallel resistors.

1 18. The method of claim 17 further comprising:
2 controlling the entire second configuration of parallel resistors to be enabled and
3 disabled.

1 19. The method of claim 17, wherein permanently disabling of a subsequent
2 modification is achieved by blowing a fuse on the IC.

1 20. The method of claim 15, wherein modifying the resistance of the IC is
2 performed by enabling a resistor of the parallel resistors to reduce the resistance of the IC
3 by a predetermined percentage.

1 21. The method of claim 15, wherein modifying the resistance of the IC is
2 performed by disabling a resistor of the parallel resistors to increase the resistance of the
3 IC by a predetermined percentage.

1 22. In a line interface having a programmable resistor, a method of matching an
2 impedance of a transport medium comprising:

3 writing to a register that controls the programmable resistor; and
4 changing the programmable resistor to provide an effective impedance
5 substantially matching the impedance of the transport medium responsive to writing to
6 the register.

1 23. The method of claim 22 wherein changing the programmable resistor is
2 accomplished by disabling the programmable resistor.

1 24. The method of claim 22 further comprising:
2 coupling the line interface to the transport medium.

1 25. The method of claim 24, wherein the transport medium supports a T1, J1, or
2 E1 transport protocol.

1 26. The method of claim 22 wherein the programmable resistor is changed to
2 provide the effective impedance of 75 ohms, 100 ohms, 110 ohms, or 120 ohms.